600V SOI Gate Driver IC with advanced level shifter concepts for medium and high power applications

An advanced level shifter topology allows any desired reference voltage drop between the primary side and the secondary sides of a high voltage IC (HVIC), including negative voltages caused by parasitic elements. This makes the HVICs suitable for medium and high power applications. For integration into latch-up free SOI technology the advanced level shifter topology is preferable. The capabilities of the level shifters are demonstrated in an experimental 7-channel 600V gate driver IC. It is demonstrated that the circuit remains operational for negative reference voltages down to -45V (bottom channel) and -20V (top channel) respectively.

[1]  T. Letavic,et al.  High performance 600 V smart power technology based on thin layer silicon-on-insulator , 1997, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's.

[2]  Theodore Letavic,et al.  600 V power conversion system-on-a-chip based on thin layer silicon-on-insulator , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[3]  G. Charitat,et al.  Active pull-down protection for full substrate current isolation in smart power IC's , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[4]  R. Herzer,et al.  Latch-up free 600 V SOI gate driver IC for medium power and high temperature applications , 2005, 2005 European Conference on Power Electronics and Applications.

[5]  J. Moritani,et al.  A high breakdown voltage IC with lateral power device based on SODI structure , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[6]  V. Parthasarathy,et al.  A multi trench analog+logic protection (M-TRAP) for substrate crosstalk prevention in a 0.25 /spl mu/m smart power platform with 100V high-side capability , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[7]  S. Gupta,et al.  Improved latch-up immunity in junction-isolated smart power ICs with unbiased guard ring , 2001, IEEE Electron Device Letters.