True Minimum Energy Design Using Dual Below-Threshold Supply Voltages
暂无分享,去创建一个
[1] Kaushik Roy,et al. Multiple-V/sub dd/ multiple-V/sub th/ CMOS (MVCMOS) for low power applications , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[2] David Blaauw,et al. Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.
[3] Mingoo Seok,et al. Nanometer Device Scaling in Subthreshold Logic and SRAM , 2008, IEEE Transactions on Electron Devices.
[4] Takashi Ishikawa,et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[5] Anantha Chandrakasan,et al. Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.
[6] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.
[7] David Blaauw,et al. Theoretical and practical limits of dynamic voltage scaling , 2004, Proceedings. 41st Design Automation Conference, 2004..
[8] A.P. Chandrakasan,et al. Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications , 2007, 2007 IEEE Power Electronics Specialists Conference.
[9] Kaushik Roy,et al. Ultra-low power DLMS adaptive filter for hearing aid applications , 2001, ISLPED '01.
[10] A.P. Chandrakasan,et al. Ultra-dynamic Voltage scaling (UDVS) using sub-threshold operation and local Voltage dithering , 2006, IEEE Journal of Solid-State Circuits.
[11] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .
[12] Vishwani D. Agrawal,et al. Minimum dynamic power CMOS circuit design by a reduced constraint set linear program , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[13] Ramesh Vaddi,et al. Device and Circuit Design Challenges in the Digital Subthreshold Region for Ultralow-Power Applications , 2009, VLSI Design.
[14] Brian W. Kernighan,et al. AMPL: a mathematical programming language , 1989 .
[15] David G. Chinnery,et al. Closing the power gap between ASIC and custom: an ASIC perspective , 2000, Proceedings. 42nd Design Automation Conference, 2005..
[16] David G. Chinnery,et al. Closing the gap between ASIC and custom: an ASIC perspective , 2000, Proceedings 37th Design Automation Conference.
[17] Yu Cao,et al. New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.
[18] Kaushik Roy,et al. Ultra-low-power DLMS adaptive filter for hearing aid applications , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[19] Kimiyoshi Usami,et al. Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1998 .
[20] A. Chandrakasan,et al. A 180mV FFT processor using subthreshold circuit techniques , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).