Reuse of a HW/SW coverification environment during the refinement process of a functional C model down to an executable HW/SW specification

This paper presents a method reusing a coverification system testbench throughout the refinement process starting from a functional C model of a distributed system with the goal to optimize the HW/SW partitioning and distribution to multiple cores of a system. The partitioned system can then be used as an executable HW/SW specification in the ensuing design flow. The presented paradigm was validated using a distributed brake-by-wire design for the automotive industry.

[1]  Ed F. Deprettere,et al.  A Methodology to Design Programmable Embedded Systems - The Y-Chart Approach , 2001, Embedded Processor Design Challenges.

[2]  Wolfgang Rosenstiel,et al.  Coverage Driven Verification applied to Embedded Software , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[3]  Luciano Lavagno,et al.  Metropolis: An Integrated Electronic System Design Environment , 2003, Computer.

[4]  Christian Sauer,et al.  Hard- and Software Modularity of the NOVA MPSoC Platform , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Christian Haubelt,et al.  Efficient Representation and Simulation of Model-Based Designs , 2006, FDL.