The ISPD global routing benchmark suite

This paper describes the ISPD global routing benchmark suite and related contests. Total 16 global routing benchmarks are produced from the ISPD placement contest benchmark suite using a variety of publicly available academic placement tools. The representative characteristics of the ISPD global routing benchmark suite include multiple metal layers with layer assignment requirement, wire and via width/space modeling, and macro porosity modeling. The benchmarks have routable nets from 200 thousand 1.6 million. While primarily intended for global routing, they can be certainly extended for detailed routing or routing congestion estimation. In conjunction with the previous ISPD placement contest benchmark suite, the new global routing benchmarks will present realistic and challenging physical design problems of modern complex IC designs

[1]  Yao-Wen Chang,et al.  NTUplace2: a hybrid placer using partitioning and analytical techniques , 2006, ISPD '06.

[2]  Igor L. Markov,et al.  Toward CAD-IP reuse: a web bookshelf of fundamental algorithms , 2002, IEEE Design & Test of Computers.

[3]  Gi-Joon Nam,et al.  ISPD 2006 Placement Contest: Benchmark Suite and Results , 2006, ISPD '06.

[4]  Jarrod A. Roy,et al.  Satisfying whitespace requirements in top-down placement , 2006, ISPD '06.

[5]  Chris C. N. Chu,et al.  FastPlace: an analytical placer for mixed-mode designs , 2005, ISPD '05.

[6]  Gi-Joon Nam,et al.  The ISPD2005 placement contest and benchmark suite , 2005, ISPD '05.

[7]  Joseph R. Shinnerl,et al.  mPL6: enhanced multilevel mixed-size placement , 2006, ISPD '06.

[8]  M. Marek-Sadowska,et al.  mFAR: fixed-points-addition-based VLSI placement algorithm , 2005, ISPD '05.

[9]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  Majid Sarrafzadeh,et al.  Dragon2006: blockage-aware congestion-controlling mixed-size placer , 2006, ISPD '06.

[11]  Andrew B. Kahng,et al.  Toward CAD-IP Reuse: The MARCO GSRC Bookshelf of Fundamental CAD Algorithms , 2002 .

[12]  P. Spindler,et al.  Fast and Robust Quadratic Placement Combined with an Exact Linear Net Model , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[13]  Charles J. Alpert,et al.  The ISPD98 circuit benchmark suite , 1998, ISPD '98.

[14]  Andrew B. Kahng,et al.  A faster implementation of APlace , 2006, ISPD '06.