A novel digitally-controlled varactor for portable delay cell design

In this paper, a novel digitally-controlled varactor (DCV) for portable delay cell design is presented. The proposed varactor uses the gate capacitance differences of NAND/NOR gates under different digital control inputs to build up a digitally-controlled varactor. Then the proposed varactor is applied to design a high resolution delay cell and to achieve a fine delay resolution. Different types of NAND/NOR gates (2-input or 3-input) for DCV design are also investigated in this paper. The proposed DCV can be implemented with standard cells, thus it can be easily ported to different processes in a short time. A test chip fabricated on a standard 0.35 μm CMOS 2P4M process proves that the proposed delay cell has a fine delay resolution about 1.55 ps. As a result, the proposed DCV exhibits finer resolution, better linearity, and better portability than traditional delay elements, and is very suitable for portable delay cell design.

[1]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  N. Felber,et al.  A delay-line based DCO for multimedia applications using digital standard cells only , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  Baher Haroun,et al.  A robust digital delay line architecture in a 0.13 /spl mu/m CMOS technology node for reduced design and process sensitivities , 2002, Proceedings International Symposium on Quality Electronic Design.

[4]  Hitoshi Tanaka,et al.  An on-chip clock-adjusting circuit with sub-100-ps resolution for a high-speed DRAM interface , 2000 .

[5]  Thomas Olsson,et al.  Portable digital clock generator for digital signal processing applications , 2003 .