On power and fault-tolerance optimization in FPGA physical synthesis

Power and fault tolerance are deemed to be two orthogonal optimization objectives in FPGA synthesis, with independent attempts to develop algorithms and CAD tools to optimize each objective. In this paper, we study the relationship between these two optimizations and show empirically that there are strong ties between them. Specifically, we analyze the power and reliability optimization problems in FPGA physical synthesis (i.e., packing, placement, and routing), and show that the intrinsic structures of these two problems are very similar. Supported by the post routing results with detailed power and reliability analysis for a wide selection of benchmark circuits, we show that with minimal changes — fewer than one hundred lines of C code — an existing power-aware physical synthesis tool can be used to minimize the fault rate of a circuit under SEU faults. As a by-product of this study, we also show that one can improve the mean-time-to-failure by 100% with negligible area and delay overhead by performing fault-tolerant physical synthesis for FPGAs. The results from this study show a great potential to develop CAD systems co-optimized for power and fault-tolerance.

[1]  K. Chapman.  SEU Strategies for Virtex-5 Devices , 2010 .

[2]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[3]  Vaughn Betz,et al.  Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.

[4]  Miodrag Potkonjak,et al.  Low overhead fault-tolerant FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[6]  Yu Hu,et al.  IPR: In-Place Reconfiguration for FPGA fault tolerance , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[7]  Shubu Mukherjee,et al.  Architecture Design for Soft Errors , 2008 .

[8]  Vaughn Betz,et al.  Directional bias and non-uniformity in FPGA global routing architectures , 1996, Proceedings of International Conference on Computer Aided Design.

[9]  Yu Hu,et al.  Rewiring for robustness , 2010, Design Automation Conference.

[10]  Joel S. Emer,et al.  The soft error problem: an architectural perspective , 2005, 11th International Symposium on High-Performance Computer Architecture.

[11]  Yu Hu,et al.  Physical synthesis for FPGA interconnect power reduction by dual-Vdd budgeting and retiming , 2008, TODE.

[12]  Elaheh Bozorgzadeh,et al.  Single-Event-Upset (SEU) Awareness in FPGA Routing , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[13]  M.B. Tahoori,et al.  Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.

[14]  Yu Hu,et al.  Robust FPGA resynthesis based on fault-tolerant Boolean matching , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[15]  Julien Lamoureux,et al.  On the Interaction Between Power-Aware FPGA CAD Algorithms , 2003, ICCAD 2003.

[16]  Mehdi Baradaran Tahoori,et al.  Soft error rate estimation and mitigation for SRAM-based FPGAs , 2005, FPGA '05.

[17]  Jason Cong,et al.  Fault tolerant placement and defect reconfiguration for nano-FPGAs , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[18]  Yan Lin,et al.  Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation , 2007, FPGA '07.

[19]  Michael J. Wirthlin,et al.  Voter insertion algorithms for FPGA designs using triple modular redundancy , 2010, FPGA '10.

[20]  Vaughn Betz,et al.  Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[21]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.