The flexible processor an approach for single-chip hardware emulation by dynamic reconfiguration

A dynamically reconfigurable logic array, i.e., the Flexible Processor, suitable for a single chip emulation system is developed. It demonstrates the sequential execution of several sub-circuits divided temporally from an original large circuit. In order to accelerate emulation speed, a logic element, reducing total configuration data by 30% compared to conventional Look-Up-Table, and Temporal Communication Module (TCM) to support save/restore of circuit state and data communication among divided sub-circuits, are implemented on the Flexible Processor.

[1]  Koji Kotani,et al.  A Fine-Grained Programmable Logic Module with Small Amount of Configuration Data for Dynamically Reconfigurable Field Programmable Gate Array (FPGA) , 2002 .

[2]  Tadahiro Ohmi,et al.  Flexible Processor Based on Full-Adder/D-Flip-Flop Merged Module (FDMM) , 2001 .

[3]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[4]  K. Kotani,et al.  The Flexible Processor-dynamically reconfigurable logic array for personal-use emulation system , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).