V++: an instruction-restructurable processor architecture

It is essential to extract fine grain parallelism for further increase of processor performance. This paper investigates an extension model of VLIW architecture called V++, which retains the capabilities of VLIW architecture to effectively exploit fine grain parallelism while introducing facilities for restructuring very long instruction words dynamically. V++ adopts two types of restructuring methods: one is predetermined restructuring, which is realized by delaying certain operations on the basis of the information generated by the compiler, and the other is adaptive restructuring, which is controlled by the high-speed synchronization mechanism called Ultimate barrier.<<ETX>>

[1]  Masahiro Sowa,et al.  High Speed Synchronization for a Statically Scheduled Superscalar Processor , 1991, Int. J. High Speed Comput..

[2]  Roy F. Touzeau.  A Fortran compiler for the FPS-164 scientific computer , 1984, SIGPLAN '84.

[3]  Edward S. Davidson,et al.  Highly concurrent scalar processing , 1986, ISCA 1986.

[4]  Robert P. Colwell,et al.  A VLIW architecture for a trace scheduling compiler , 1987, ASPLOS 1987.

[5]  Chuan-lin Wu,et al.  A Benchmark Evaluation of a Multi-threaded RISC Processor Architecture , 1991, ICPP.

[6]  Anant Agarwal,et al.  APRIL: a processor architecture for multiprocessing , 1990, ISCA '90.

[7]  T. Yuba,et al.  An architecture of a dataflow single chip processor , 1989, ISCA '89.

[8]  Tomoyuki Tanaka,et al.  MISC: A Mechanism for Integrated Synchronization and Communication Using Snoop Caches , 1991, International Conference on Parallel Processing.

[9]  William J. Dally,et al.  Processor coupling: integrating compile time and runtime scheduling for parallelism , 1992, ISCA '92.

[10]  Norman P. Jouppi,et al.  Computer technology and architecture: an evolving interaction , 1991, Computer.

[11]  Yale N. Patt,et al.  HPS, a new microarchitecture: rationale and introduction , 1985, MICRO 18.

[12]  Andrew Wolfe,et al.  A variable instruction stream extension to the VLIW architecture , 1991, ASPLOS IV.

[13]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[14]  David E. Culler,et al.  Monsoon: an explicit token-store architecture , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[15]  Henry G. Dietz,et al.  Hardware Barrier Synchronization: Static Barrier MIMD (SBM) , 1990, ICPP.

[16]  K. Mani Chandy,et al.  A comparison of list schedules for parallel processing systems , 1974, Commun. ACM.

[17]  Rajiv Gupta.  The fuzzy barrier: a mechanism for high speed synchronization of processors , 1989, ASPLOS 1989.

[18]  Robert P. Colwell,et al.  A VLIW architecture for a trace scheduling compiler , 1987, ASPLOS.

[19]  Chuan-lin Wu,et al.  Distributed Instruction Set Computer Architecture , 1991, IEEE Trans. Computers.