Power and area-efficient design of VCMA-MRAM based full-adder using approximate computing for IoT applications

Abstract The next generation in computing era will be within the realm of internet of things (IoT). High density, near-zero leakage, and high endurance are some of the important properties of magnetic RAM (MRAM) which makes it attractive for many IoT applications. As in many of these applications, the computational error is tolerable to some extent; therefore, it is reasonable to use approximate computing to have significant gain in terms of area and power. Full-adder is one of the main parts of CPU for basic operations. In this paper, we utilize voltage-controlled magnetic anisotropy spin transfer torque (VCMA-STT) magnetic tunnel junction (MTJ) as a memory element in accurate non-volatile full-adder and present the corresponding writing circuit that improves 7.6x power consumption compared to the state-of-the-art work. We also propose several approximate magnetic full-adders (AMFs) based on STT-assisted precessional VCMA that are very cost-effective. Some proposed AMFs in this work have improved more than 50% of area and 9.5x of power consumption.

[1]  Farzad Samie,et al.  IoT technologies for embedded computing: A survey , 2016, 2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[2]  Puneet Gupta,et al.  Comparative Evaluation of Spin-Transfer-Torque and Magnetoelectric Random Access Memory , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[3]  Ramin Rajaei,et al.  Low Power, Reliable, and Nonvolatile MSRAM Cell for Facilitating Power Gating and Nonvolatile Dynamically Reconfiguration , 2018, IEEE Transactions on Nanotechnology.

[4]  Yongqiang Lyu,et al.  Approximate Computing for Low Power and Security in the Internet of Things , 2017, Computer.

[5]  Lirida A. B. Naviner,et al.  Robust Ultra-Low Power Non-Volatile Logic-in-Memory Circuits in FD-SOI Technology , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Aaron Stillmaker,et al.  Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm , 2017, Integr..

[7]  Zhaohao Wang,et al.  Approximate computing in MOS/spintronic non-volatile full-adder , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[8]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[9]  Abdoulaye Gamatié,et al.  Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices , 2016, ACM J. Emerg. Technol. Comput. Syst..

[10]  Weisheng Zhao,et al.  Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM , 2013, IEEE Transactions on Magnetics.

[11]  Sukumar Nandi,et al.  Analysis and Design of Adders for Approximate Computing , 2018, ACM Trans. Embed. Comput. Syst..

[12]  Weifeng Lv,et al.  High-Speed, Low-Power, Magnetic Non-Volatile Flip-Flop With Voltage-Controlled, Magnetic Anisotropy Assistance , 2016, IEEE Magnetics Letters.

[13]  Fabrizio Lombardi,et al.  An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders , 2015, IEEE Transactions on Computers.

[14]  Jörg Henkel,et al.  Ultra-low power and dependability for IoT devices (Invited paper for IoT technologies) , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[15]  Jie Han,et al.  Majority-Based Spin-CMOS Primitives for Approximate Computing , 2018, IEEE Transactions on Nanotechnology.

[16]  R. Demara,et al.  A Tunable Majority Gate-Based Full Adder Using Current-Induced Domain Wall Nanomagnets , 2016, IEEE Transactions on Magnetics.

[17]  M. Student,et al.  Sobel Edge Detection Algorithm , 2013 .

[18]  Massimo Alioto,et al.  Enabling the Internet of Things: From Integrated Circuits to Integrated Systems , 2017 .

[19]  Behzad Zeinali,et al.  Progressive Scaled STT-RAM for Approximate Computing in Multimedia Applications , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Yi Gang,et al.  A High-Reliability, Low-Power Magnetic Full Adder , 2011, IEEE Transactions on Magnetics.

[21]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[22]  Bernard Dieny,et al.  Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Brajesh Kumar Kaushik,et al.  Next Generation Spin Torque Memories , 2017 .

[24]  Caro Lucas,et al.  Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Arnab Raha,et al.  Energy-efficient system design for IoT devices , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[27]  Weisheng Zhao,et al.  Modeling and Exploration of the Voltage-Controlled Magnetic Anisotropy Effect for the Next-Generation Low-Power and High-Speed MRAM Applications , 2017, IEEE Transactions on Nanotechnology.

[28]  Ronald F. DeMara,et al.  Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Ali Sheikholeslami,et al.  A Novel STT-MRAM Cell With Disturbance-Free Read Operation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Jacques-Olivier Klein,et al.  Magnetic Adder Based on Racetrack Memory , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Mehdi Baradaran Tahoori,et al.  Using multifunctional standardized stack as universal spintronic technology for IoT , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[32]  Yu-Chi Chang,et al.  On precisely relating the growth of Phalaenopsis leaves to greenhouse environmental factors by using an IoT-based monitoring system , 2017, Comput. Electron. Agric..

[33]  Arnaud Virazel,et al.  Approximate computing: Design & test for integrated circuits , 2017, 2017 18th IEEE Latin American Test Symposium (LATS).

[34]  Denny D. Tang,et al.  Magnetic Memory: Fundamentals and Technology , 2010 .

[35]  Keivan Navi,et al.  CNFET-based approximate ternary adders for energy-efficient image processing applications , 2016, Microprocess. Microsystems.

[36]  John C. Russ,et al.  The Image Processing Handbook , 2016, Microscopy and Microanalysis.

[37]  Jun Yang,et al.  High Performance MRAM with Spin-Transfer-Torque and Voltage-Controlled Magnetic Anisotropy Effects , 2017 .

[38]  Fabrizio Lombardi,et al.  New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.

[39]  Ahmed M. Eltawil,et al.  Approximate Memristive In-memory Computing , 2017, ACM Trans. Embed. Comput. Syst..

[40]  Sparsh Mittal,et al.  A Survey of Techniques for Approximate Computing , 2016, ACM Comput. Surv..