Improved Multiple Faults-Aware Placement Strategy: Reducing the Overheads and Error Rates in Digital Circuits

State-of-the-art commercial placement tools have as goals to optimize area, timing, and power. Over the years, several reliability oriented placement strategies have been proposed with distinct goals, such as to improve the error rate. However, we found that there are still improvements that can be made for this type of approach, to improve not only the error rates but also the performance of the placer itself. Thus, this paper proposes several improvements toward an efficient multiple faults-aware placement strategy. First, an analytical method to profile pair of gates is proposed. Second, we add another level of optimization to reduce the amount of wirelength observed after the placement is completed without jeopardizing the main objective (reliability). Third, we propose a way to manipulate white spaces between gates smartly, to separate the gates that are profiled as the most likely to reduce the error rate when paired adjacently in the circuit. Results show that a wirelength reduction of up to 61% is achieved. Also, additional reduction of the error rate of up to 23% can be achieved with only an overhead on placement execution time.

[1]  Samuel Nascimento Pagliarini,et al.  Exploring the feasibility of selective hardening for combinational logic , 2012, Microelectron. Reliab..

[2]  Samuel Nascimento Pagliarini,et al.  Selective hardening methodology for combinational logic , 2012, 2012 13th Latin American Test Workshop (LATW).

[3]  B.L. Bhuva,et al.  Simulation Study on the Effect of Multiple Node Charge Collection on Error Cross-Section in CMOS Sequential Logic , 2008, IEEE Transactions on Nuclear Science.

[4]  Spyros Tragoudas,et al.  Accurate calculation of SET propagation probability for hardening , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[5]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[6]  Mehdi Baradaran Tahoori,et al.  Soft error modeling and remediation techniques in ASIC designs , 2010, Microelectron. J..

[7]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[8]  Mohsen Saneei,et al.  An accurate and fast reliability analysis method for combinational circuits , 2015 .

[9]  Vishwani D. Agrawal,et al.  Single Event Upset: An Embedded Tutorial , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[10]  Denis Teixeira Franco,et al.  Signal probability for reliability evaluation of logic circuits , 2008, Microelectron. Reliab..

[11]  P. J. McNulty,et al.  Single-event effects experienced by astronauts and microelectronic circuits flown in space , 1996 .

[12]  Luis Entrena,et al.  Constrained placement methodology for reducing SER under single-event-induced charge sharing effects , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[13]  P. Dodd,et al.  Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.

[14]  J.-F. Naviner,et al.  Reliability of logic circuits under multiple simultaneous faults , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[15]  John P. Hayes,et al.  Accurate reliability evaluation and enhancement via probabilistic transfer matrices , 2005, Design, Automation and Test in Europe.

[16]  Mehdi Baradaran Tahoori,et al.  An accurate SER estimation method based on propagation probability [soft error rate] , 2005, Design, Automation and Test in Europe.

[17]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[18]  Tian Ban,et al.  A simple fault-tolerant digital voter circuit in TMR nanoarchitectures , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[19]  P. Eaton,et al.  Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.

[20]  A. Lindoso,et al.  Analyzing the Impact of Single-Event-Induced Charge Sharing in Complex Circuits , 2011, IEEE Transactions on Nuclear Science.

[21]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[22]  Dhiraj K. Pradhan,et al.  A placement strategy for reducing the effects of multiple faults in digital circuits , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).

[23]  Mehdi Baradaran Tahoori,et al.  A Fast Analytical Approach to Multi-cycle Soft Error Rate Estimation of Sequential Circuits , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.