A low power video processor

Multiple power saving methods were applied to a video processor for color digital video and still cameras. Architectural level methods failed to save power: asynchronous design, dynamic voltage scaling, bus switching minimization, pipeline stage merging, reduction of switching times and clock gating. However changing the algorithm to work on pixel differences yielded 3-15% power reduction in typical cases.

[1]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[2]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Ji-Chien Lee,et al.  A Single-Chip CCD Signal Processor for Digital Still Cameras , 1994, IEEE International Conference on Consumer Electronics.

[4]  Wen-Hsin Chan,et al.  Video CCD based portable digital still camera , 1995 .

[5]  Teresa H. Y. Meng,et al.  Asynchronous design for programmable digital signal processors , 1991, IEEE Trans. Signal Process..

[6]  L. J. D'Luna,et al.  A systems approach to custom VLSI for a digital color imaging system , 1991 .

[7]  Mircea R. Stan,et al.  Limited-weight codes for low-power I/O , 1994 .

[8]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[9]  M. Noda,et al.  A 0.8 μm CMOS digital signal processor for a video camera , 1993, IEEE 1993 International Conference on Consumer Electronics Digest of Technical Papers.