Layout guidelines for optimized ESD protection diodes

In this work, various layout options for ESD diodes' PN junction geometry and metal routing are investigated. The current compression point (ICP) is introduced to define the maximum current handling capability of ESD protection devices. The figures-of-merit ICP/C and RON*C are used to compare the performance of the structures investigated herein.

[1]  J R A Beale,et al.  Solid State Electronic Devices , 1973 .

[2]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[3]  R.M.D.A. Velghe,et al.  Diode network used as ESD protection in RF applications , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  Eugene R. Worley,et al.  Optimization of input protection diode for high speed applications , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  Elyse Rosenbaum,et al.  Comprehensive ESD protection for RF inputs , 2005, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  M. Muhammad,et al.  Study of factors limiting ESD diode performance in 90nm CMOS technologies and beyond , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[7]  E. Rosenbaum,et al.  Diode-based tuned ESD protection for 5.25-GHz CMOS LNAs , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  A. Bravaix,et al.  Ultra-thin gate oxide reliability in the ESD time domain , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  E. Rosenbaum,et al.  A Compact, ESD-Protected, SiGe BiCMOS LNA for Ultra-Wideband Applications , 2007, IEEE Journal of Solid-State Circuits.

[10]  E. Rosenbaum,et al.  A Kelvin transmission line pulsing system with optimized oscilloscope ranging , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).