The current-carrying corner inherent to trench isolation

It is shown how the characteristics of the corner MOSFET inherent to trench isolation can be extracted from hardware measurements and how the corner device must be taken into account when extracting MOSFET channel characteristics. For NFETs it is found that the corner's threshold voltage, substrate sensitivity, and sensitivity to well doping are all smaller than the channel's. The results imply that for low-standby-power logic applications requiring high performance, it may become necessary to locally control the well doping at the corner. However, the corner's reduced substrate sensitivity and width independence can provide a significant advantage in a DRAM cell.<<ETX>>

[1]  S. Odanaka,et al.  Narrow-width effects of shallow trench-isolated CMOS with n/sup +/-polysilicon gate , 1989 .

[2]  Y. Taur,et al.  A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP) , 1989, International Technical Digest on Electron Devices Meeting.

[3]  N. Shigyo,et al.  Steep subthreshold characteristic and enhanced transconductance of fully-recessed oxide (trench) isolated 1/4 µm width MOSFETs , 1987, 1987 International Electron Devices Meeting.

[4]  T. Ohzone,et al.  A practical trench isolation technology with a novel planarization process , 1987, 1987 International Electron Devices Meeting.

[5]  K. Tokashiki,et al.  Trench isolation with Del (nabla)-shaped buried oxide for 256 mega-bit DRAMs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[6]  Paul C. Parries,et al.  A buried-plate trench cell for a 64-Mb DRAM , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.