A 16K CMOS PROM with polysilicon fusible links

A 16K synchronous CMOS PROM with polysilicon fusible links and a 2K-word by 8-bit organization is described. The memory cell makes use of the vertical bipolar NPN that is inherent in the p-well CMOS process. An advanced polysilicon fuse process is used for the fusible links. The technology incorporates use of an epitaxial layer that eliminates latchup potential at programming voltages. A special verify mode is used to detect marginally blown fuses during programming. The design features a typical access time of 50 ns and 1-/spl mu/A standby current.

[1]  P. Sharp,et al.  Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  V. McKenny.  A 5V 64K EPROM utilizing redundant circuitry , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  P. Sharp,et al.  32K and 16K MOS RAMs using laser redundancy techniques , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  R.I. Kung,et al.  An 8Kx8 dynamic RAM with self-refresh , 1982, IEEE Journal of Solid-State Circuits.

[5]  David W. Greve.  Programming mechanism of polysilicon resistor fuses , 1982 .

[6]  R. Wallace,et al.  A 35ns 16K PROM , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  S. Kohyama,et al.  A low power resistive load 64 kbit CMOS RAM , 1982, IEEE Journal of Solid-State Circuits.

[8]  S. Kohyama,et al.  An ultralow power 8Kx8-bit full CMOS RAM with a six-transistor cell , 1982, IEEE Journal of Solid-State Circuits.

[9]  R. Smith,et al.  Cost-effective yield improvement in fault-tolerant VLSI memory , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  D.S. Yaney,et al.  The use of thin epitaxial silicon layers for MOS VLSI , 1981, 1981 International Electron Devices Meeting.

[11]  J. Schutz,et al.  A 70ns high density CMOS DRAM , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  R. G. Nelson,et al.  Laser programmable redundancy and yield improvement in a 64K DRAM , 1981 .

[13]  T. Masuhara,et al.  A Hi-CMOSII 8Kx8 bit static RAM , 1982, IEEE Journal of Solid-State Circuits.

[14]  A. Ochoa,et al.  An analysis of latch-up prevention in CMOS IC's using an epitaxial-buried layer process , 1978, 1978 International Electron Devices Meeting.