Analysis of Power Efficient 6-T SRAM Cell with Performance Measurements
暂无分享,去创建一个
[1] Maaruf Ali,et al. Design of stable SRAM cells based on Schmitt Trigger , 2014, 2014 3rd Mediterranean Conference on Embedded Computing (MECO).
[2] Mohd. Hasan,et al. Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Narayanan Vijaykrishnan,et al. Low-leakage robust SRAM cell design for sub-100nm technologies , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[4] Gary K. Yeap,et al. Practical Low Power Digital VLSI Design , 1997 .
[5] Subrat Mahalik,et al. Leakage Power Reduction in CMOS VLSI , 2014 .
[6] Ming-Chien Tsai,et al. Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] P. Shiny Grace,et al. Design of 10T SRAM cell for high SNM and low power , 2016, 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS).
[8] Rajesh Mehra,et al. Leakage Power Reduction in CMOS VLSI Circuits , 2012 .
[9] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .
[10] K. Roy,et al. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.
[11] Jun-Cheol Park,et al. Sleepy Stack Reduction of Leakage Power , 2004, PATMOS.
[12] Jeren Samandari-Rad,et al. Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield , 2014, IEEE Access.
[13] Vivek De,et al. Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[14] Ming-Hsien Tu,et al. 40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[15] Jonathan Chang,et al. 12.3 A low-power and high-performance 10nm SRAM architecture for mobile applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[16] Uming Ko,et al. 4.3 A 20nm 2.5GHz ultra-low-power tri-cluster CPU subsystem with adaptive power allocation for optimal mobile SoC performance , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[17] A. Balachandran. Low power and area efficient Static Random Access Memory design using schmitt trigger , 2013, 2013 International Conference on Information Communication and Embedded Systems (ICICES).
[18] Shahriar Jalal Nibir,et al. A new leakage reduction method for ultra low power VLSI design for portable devices , 2012, 2012 2nd International Conference on Power, Control and Embedded Systems.