Adder designs using reversible logic gates
暂无分享,去创建一个
[1] Miha Mraz,et al. Automatic design of optimal logic circuits based on ternary quantum-dot cellular automata , 2008 .
[2] R. Stephenson. A and V , 1962, The British journal of ophthalmology.
[3] Nikos E. Mastorakis,et al. High speed gate level synchronous full adder designs , 2009 .
[4] Ray Siferd,et al. High-speed hardware efficient FIR compensation filter for Delta-Sigma modulator analog-to-digital converter in 0.13 µm CMOS technology , 2005 .
[5] Parag K. Lala,et al. Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.
[6] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[7] Mitchell A. Thornton,et al. Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[8] Elsayed M. Saad,et al. All-optical arithmetic unit based on the hardlimiters , 2007 .
[9] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[10] Jeffrey K. Hollingsworth,et al. Instrumentation and Measurement , 1998, 2022 International Symposium on Electronics and Telecommunications (ISETC).
[11] M. Nalasani,et al. Reversible logic , 2005, IEEE Potentials.