DFM-aware Routing for Yield Enhancement

As EDA industry advances to smaller and smaller technology nodes, a tighter link between VLSI circuit manufacturing and physical design is becoming a necessity. This paper introduces several design for manufacturability (DFM) related problems such as critical area reduction, redundant via insertion, chemical-mechanical polishing (CMP), etc. Then the corresponding DFM-aware routing problems are formulated and solved using the proposed routing algorithms, respectively. Experimental results show that great yield enhancement can be obtained with a little runtime burden in routing, which proves the feasibility and effectiveness of considering DFM issues during the routing stage

[1]  Martin D. F. Wong,et al.  Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, Proceedings 37th Design Automation Conference.

[2]  Yici Cai,et al.  Multilevel Routing With Redundant Via Insertion , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Hardy Kwok-Shing Leung,et al.  Advanced routing in changing technology landscape , 2003, ISPD '03.

[4]  Zhang Yan,et al.  Area routing oriented hierarchical corner stitching with partial bin , 2000, ASP-DAC '00.

[5]  Yao-Wen Chang,et al.  MR: a new framework for multilevel full-chip routing , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  I. Koren,et al.  Layout-synthesis techniques for yield enhancement , 1995 .

[7]  Andrew B. Kahng,et al.  Area fill synthesis for uniform layout density , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Duane S. Boning,et al.  EFFECT OF FINE-LINE DENSITY AND PITCH ON INTERCONNECT ILD THICKNESS VARIATION IN OXIDE CMP PROCESSES , 1997 .

[9]  Andrew B. Kahng,et al.  Filling algorithms and analyses for layout density control , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  G. A. Allan,et al.  Targeted layout modifications for semiconductor yield/reliability enhancement , 2004, IEEE Transactions on Semiconductor Manufacturing.

[11]  Yici Cai,et al.  Improved multilevel routing with redundant via placement for yield and reliability , 2005, GLSVLSI '05.

[12]  Yici Cai,et al.  A multilayer gridless area router for yield improvement , 2005, Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005..

[13]  Gang Xu,et al.  Redundant-via enhanced maze routing for yield improvement , 2005, ASP-DAC.