All digital modulation bandwidth extension technique for narrow bandwidth analog fractional-N PLL

An all digital modulation bandwidth extension technique for a conventional charge pump PLL is proposed. By modulating data through fractional divider in feedback path and digital-to-frequency path in VCO all digitally, PLL's loop bandwidth can therefore be optimized for noise filtering while high data rate modulation is still obtained. The gain mismatch between input and digital-to-frequency path in VCO is calibrated based on the proposed conservation principle for a mixed mode system. The chip demonstrates the modulation bandwidth for a narrow bandwidth fractional-N PLL is extended by 70 times. The chip is implemented in 65nm CMOS process with 1.2V supply. The overhead of bandwidth extension circuitry is only 0.05mm2.

[1]  Ping-Ying Wang,et al.  A Digital Intensive Fractional-N PLL and All-Digital Self-Calibration Schemes , 2009, IEEE Journal of Solid-State Circuits.

[2]  Bang-Sup Song,et al.  A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  Ping-Ying Wang,et al.  A charge pump-based direct frequency modulator , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[4]  Waleed Khalil,et al.  A 1MHz-bandwidth type-I ΔΣ fractional-N synthesizer for WiMAX applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Ping-Ying Wang,et al.  A direct digital frequency modulation PLL with all digital on-line self-calibration for quad-band GSM/GPRS transmitter , 2009, 2009 Symposium on VLSI Circuits.

[6]  Khurram Muhammad,et al.  A 24mm2 Quad-Band Single-Chip GSM Radio with Transmitter Calibration in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Ping-Ying Wang,et al.  A fractional spur reduction technique for RF TDC-based all digital PLLs , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[8]  Ping-Ying Wang,et al.  A Fractional Spur-Free ADPLL with Loop-Gain Calibration and Phase-Noise Cancellation for GSM/GPRS/EDGE , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Ping-Ying Wang,et al.  An analog enhanced all digtial RF fractional-N PLL with self-calibrated capability , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[11]  R.B. Staszewski,et al.  A digitally controlled oscillator system for SAW-less transmitters in cellular handsets , 2006, IEEE Journal of Solid-State Circuits.

[12]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[13]  Matthew Z. Straayer,et al.  A Low-Noise, Wide-BW 3.6GHz Digital ΔΣ Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  Hsiang Ji Hsieh,et al.  DLL-based clock recovery in a PRML channel , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[15]  Michael P. Flynn,et al.  A 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching Scheme , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.