Worst-Case Design and Margin for Embedded SRAM