Data routing: a paradigm for efficient data-path synthesis and code generation

Describes a new and effective approach to register and interconnect optimisation, which is applicable in a dual context: to reduce chip area in high-level synthesis, and to reduce resource load (and thus execution time) in retargetable code generation. The key idea is to carefully optimise the way in which data is transferred between functional units. The impact on high-level synthesis is demonstrated with a practical design from the area of telecommunications.<<ETX>>

[1]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[2]  A. H. Timmer,et al.  Execution interval analysis under resource constraints , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  R. Hartmann,et al.  Combined scheduling and data routing for programmable ASIC systems , 1992, [1992] Proceedings The European Conference on Design Automation.

[4]  Hugo De Man,et al.  Just in time scheduling , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[5]  Gregory J. Chaitin,et al.  Register allocation and spilling via graph coloring , 2004, SIGP.

[6]  Luc Dartois,et al.  A power efficient channel coder/decoder chip for GSM terminals , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[7]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Pierre G. Paulin,et al.  DSP design tool requirements for embedded systems: A telecommunications industrial perspective , 1995, J. VLSI Signal Process..

[9]  Francis Depuydt,et al.  Register Optimization and Scheduling for Real-Time Digital Signal Processing Architectures , 1993 .

[10]  R. M. Van Camp,et al.  A power-efficient channel coder/decoder chip for GSM terminals , 1992 .

[11]  Paul Hilfinger,et al.  A Compiler for Application-Specific Signal Processors , 1989 .

[12]  Gregory J. Chaitin,et al.  Register allocation & spilling via graph coloring , 1982, SIGPLAN '82.

[13]  John R. Ellis,et al.  Bulldog: A Compiler for VLIW Architectures , 1986 .

[14]  L. Stok,et al.  Interconnect optimisation during data path allocation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[15]  Jos Huisken,et al.  PHIDEO: a silicon compiler for high speed algorithms , 1991, Proceedings of the European Conference on Design Automation..

[16]  Hugo De Man,et al.  Integration of signal processing systems on heterogeneous IC architectures , 1992 .