Impact of Nitrogen ( N ) Implantation into Polysilicon Gate on High-Performance Dual-Gate CMOS Transistors

The effect of nitrogen (N14) implant into dual-doped polysilicon gates was investigated. The electrical characteristics of sub-0.25m dual-gate transistors (both pand n-channel), MOS capacitor quasi-staticC V curve, SIMS profile, poly-Si gateRs, and oxideQbd were compared at different nitrogen dose levels. A nitrogen dose of 5 10 cm 2 is the optimum choice at an implant energy of 40 KeV in terms of the overall performance of both pand n-MOSFET’s and the oxideQbd. The suppression of boron penetration is confirmed by the SIMS profiles to be attributed to the retardation effect in bulk polysilicon with the presence of nitrogen. High nitrogen dose ( 1 10 cm ) results in poly depletion and increase of sheet resistance in both unsilicided and silicided p poly, degrading the transistor performance. Under optimum design, nitrogen implantation into poly-Si gate is effective in suppressing boron penetration without degrading performance of either por n-channel transistors.

[1]  T. Sakai,et al.  The effect of nitrogen in p+ polysilicon gates on boron penetration into silicon substrate through the gate oxide , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  Martin L. Green,et al.  Thickness dependence of boron penetration through O/sub 2/- and N/sub 2/O-grown gate oxides and its impact on threshold voltage variation , 1996 .

[3]  Tan Fu Lei,et al.  Suppression of the boron penetration induced dielectric degradation by using a stacked-amorphous-silicon film as the gate structure for pMOSFET , 1996 .

[4]  Shih-Han Hung,et al.  A comprehensive study of suppression of boron penetration by amorphous-Si gate in P/sup +/-gate PMOS devices , 1995 .

[5]  M. Inuishi,et al.  The Impact of Nitrogen Implantation into Highly Doped Polysilicon Gates for Highly Reliable and High-Performance Sub-Quarter-Micron Dual-Gate Complementary Metal Oxide Semiconductor , 1995 .

[6]  N. Tsubouchi,et al.  The effects of nitrogen implantation into P/sup +/ poly-silicon gate on gate oxide properties , 1994, Proceedings of 1994 VLSI Technology Symposium.

[7]  C. Sodini,et al.  Low-temperature furnace-grown reoxidized nitrided oxide gate dielectrics as a barrier to boron penetration , 1992, IEEE Electron Device Letters.

[8]  G.J. Hu,et al.  Design tradeoffs between surface and buried-channel FET's , 1985, IEEE Transactions on Electron Devices.

[9]  Y.C. Cheng,et al.  Suppression of boron penetration in p/sup +/ polysilicon gate P-MOSFETs using low-temperature gate-oxide N/sub 2/O anneal , 1994, IEEE Electron Device Letters.

[10]  R. L. Field,et al.  A symmetric submicron CMOS technology , 1986, 1986 International Electron Devices Meeting.