Multiple tests for each gate delay fault: higher coverage and lower test application cost

Different tests for a single gate delay fault can detect different ranges of delay fault sizes. It is of interests to determine whether, for most faults, a single test covers all the ranges of delay fault sizes covered collectively by all tests for the fault. Using an enhanced gate delay fault simulation algorithm, we show that for a considerable number of gate delay faults in benchmark circuits, multiple tests collectively provide more comprehensive coverage than any single test. We then present many key implications of this observation, especially in the areas of test generation and test set compaction

[1]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  Melvin A. Breuer,et al.  A new gate delay model for simultaneous switching and its applications , 2001, DAC '01.

[4]  Sudhakar M. Reddy,et al.  On the fault coverage of gate delay fault detecting tests , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Barry K. Rosen,et al.  Delay test generation. I. Concepts and coverage metrics , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[6]  M. Ray Mercer,et al.  Statistical delay fault coverage and defect level for delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[7]  Melvin A. Breuer,et al.  Timing-independent testing of crosstalk in the presence of delay producing defects using surrogate fault models , 2004, 2004 International Conferce on Test.

[8]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[9]  John A. Waicukauski,et al.  On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Nandakumar Nityananda Tendolkar Analysis of Timing Failures Due to Random AC Defects in VLSI Modules , 1985, DAC 1985.