High level synthesis for loop-based BIST

Area and test time are two major overheads encountered during data path high level synthesis for BIST. This paper presents an approach to behavioral synthesis for loop-based BIST. By taking into account the requirements of the BIST scheme during behavioral synthesis processes, an area optimal BIST solution can be obtained. This approach is based on the use of test resources reusability that results in a fewer number of resiters being modified to be test registers. This is achieved by incorporating self-testability constraints during register assignment operations. Experimental results on benchmarks are presented to demonstrate the effectiveness of the approach.

[1]  Haidar Harmanani,et al.  SYNTEST: a method for high-level SYNthesis with self-TESTability , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  LaNae J. Avra,et al.  ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS , 1991, 1991, Proceedings. International Test Conference.

[3]  Nohbyung Park,et al.  SEHWA: A Program for Synthesis of Pipelines , 1986, 23rd ACM/IEEE Design Automation Conference.

[4]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Alice C. Parker,et al.  Predicting system-level area and delay for pipelined and nonpipelined designs , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  M. Golumbic.  CHAPTER 3 – Perfect Graphs , 1980 .

[7]  Jacob A. Abraham,et al.  An easily computed functional level testability measure , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[8]  M. Golumbic.  Algorithmic graph theory and perfect graphs , 1980 .

[9]  Daniel P. Siewiorek,et al.  Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  T. Kailath,et al.  VLSI and Modern Signal Processing , 1984 .

[11]  Alex Orailoglu,et al.  SYNCBIST: SYNthesis for concurrent built-in self-testability , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[12]  Melvin A. Breuer,et al.  Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead , 1995, 32nd Design Automation Conference.

[13]  Xiaowei Li,et al.  Data path synthesis for BIST with low area overhead , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[15]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.