A generalised conductance-based silicon neuron for large-scale spiking neural networks

We present an analogue Very Large Scale Integration (aVLSI) implementation that uses first-order log-domain low-pass filters to implement a generalised conductance-based silicon neuron. It consists of a single synapse, which is capable of linearly summing both the excitatory and inhibitory post-synaptic currents (EPSC and IPSC) generated by the spikes arriving from different sources, a soma with a positive feedback circuit, a refractory period and spike-frequency adaptation circuit, and a high-speed synchronous Address Event Representation (AER) handshaking circuit. To increase programmability, the inputs to the neuron are digital spikes, the durations of which are modulated according to their weights. The proposed neuron is a compact design (~170 μm2 in the IBM 130nm process). Our aVLSI generalised conductance-based neuron is therefore practical for large-scale reconfigurable spiking neural networks running in real time. Circuit simulations show that this neuron can emulate different spiking behaviours observed in biological neurons.

[1]  Tadashi Shibata,et al.  A Digital-Pixel-Sensor-Based Global Feature Extraction Processor for Real-Time Object Recognition , 2009 .

[2]  Narayanan Vijaykrishnan,et al.  Accelerating neuromorphic vision algorithms for recognition , 2012, DAC Design Automation Conference 2012.

[3]  Masatoshi Ishikawa,et al.  Real-time visual measurements using high-speed vision , 2004, SPIE Optics East.

[4]  T. Shibata,et al.  A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[5]  Koichi Hashimoto,et al.  Two-dimensional tracking of a motile micro-organism allowing high-resolution observation with various imaging techniques , 2005 .

[6]  A. Hodgkin,et al.  A quantitative description of membrane current and its application to conduction and excitation in nerve , 1990 .

[7]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[8]  Gert Cauwenberghs,et al.  Synthesis of Log-Domain Filters from First-Order Building Blocks , 2000 .

[9]  Masatoshi Ishikawa,et al.  Dynamic regrasping using a high-speed multifingered hand and a high-speed vision system , 2006, Proceedings 2006 IEEE International Conference on Robotics and Automation, 2006. ICRA 2006..

[10]  Thomas Serre,et al.  A Biologically Inspired System for Action Recognition , 2007, 2007 IEEE 11th International Conference on Computer Vision.

[11]  Kwabena Boahen,et al.  Synchrony in Silicon: The Gamma Rhythm , 2007, IEEE Transactions on Neural Networks.

[12]  Hongying Meng,et al.  Real-time human action recognition on an embedded, reconfigurable video processing architecture , 2008, Journal of Real-Time Image Processing.

[13]  Giacomo Indiveri,et al.  Spike-based learning with a generalized integrate and fire silicon neuron , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[14]  Ronen Basri,et al.  Actions as space-time shapes , 2005, Tenth IEEE International Conference on Computer Vision (ICCV'05) Volume 1.

[15]  Tadashi Shibata,et al.  An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems , 2003, IEEE Trans. Neural Networks.

[16]  Craig T. Jin,et al.  The tau-cell: a new method for the implementation of arbitrary differential equations , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[17]  Craig T. Jin,et al.  A log-domain implementation of the Izhikevich neuron model , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[18]  Tadashi Shibata,et al.  A real-time image recognition system using a global directional-edge-feature extraction VLSI processor , 2009, 2009 Proceedings of ESSCIRC.

[19]  Zhu Li,et al.  Real-time human action recognition by luminance field trajectory analysis , 2008, ACM Multimedia.

[20]  Tadashi Shibata,et al.  A hardware friendly algorithm for action recognition using spatio-temporal motion-field patches , 2013, Neurocomputing.

[21]  Ralph Etienne-Cummings,et al.  A CMOS switched capacitor implementation of the Mihalas-Niebur neuron , 2009, 2009 IEEE Biomedical Circuits and Systems Conference.