A 20-ns 128-kbit*4 high speed DRAM with 330-Mbit/s data rate

The authors describe a high-speed DRAM (HSDRAM), designed primarily for high performance, while retaining the density advantage of the one-transistor DRAM cell. The 128-kb*4, 78-mm/sup 2/ chip shows a random access time of 20 ns and a column access time of 7.5 ns, measured at 5.0 V, 25 degrees C, and 50-pF load. A 256-b*4 high-speed page mode is provided which has 12-ns cycle into 60 pF, resulting in a data rate of 330 Mb/s. Additional measurements on HSDRAM further demonstrate that DRAM operation in a high-speed regime is not precluded by noise, power, wiring delay, and soft error rate. The device is implemented in a 1.0 mu m n-well CMOS process. >

[1]  Takayuki Kawahara,et al.  An experimental 35ns 1Mb biCMOS DRAM , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  S. Stern,et al.  A 70 ns high density 64K CMOS dynamic RAM , 1983, IEEE Journal of Solid-State Circuits.

[3]  H. H. Chao,et al.  Plate-noise analysis of an on-chip generated half-VDD biased-plate PMOS cell in CMOS DRAMs , 1985 .

[4]  Tetsuya Iizuka,et al.  A 30- mu A data-retention pseudostatic RAM with virtually static RAM mode , 1988 .

[5]  H. H. Chao,et al.  Half-V/SUB DD/ bit-line sensing scheme in CMOS DRAMs , 1984 .

[6]  Peter W. Cook,et al.  A 15-ns CMOS 64K RAM , 1986 .

[7]  Nicky Lu,et al.  The Future of DRAMs , 1988 .