Implementation of multi-standard video decoding algorithms on a coarse-grained reconfigurable multimedia processor
暂无分享,去创建一个
Victor Y. Chen | Dong Wang | Li Zhou | Xing Wang | Leibo Liu | Shouyi Yin | Shaojun Wei | Peng Cao | Hao Lei
[1] Leibo Liu,et al. A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System , 2010, IEICE Trans. Inf. Syst..
[2] Jiun-In Guo,et al. A system architecture exploration on the configurable HW/SW co-design for H.264 video decoder , 2009, 2009 IEEE International Symposium on Circuits and Systems.
[3] Gary J. Sullivan,et al. Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..
[4] Jürgen Becker,et al. H. 264 Decoder at HD Resolution on a Coarse Grain Dynamically Reconfigurable Architecture , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[5] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..
[6] Rudy Lauwereins,et al. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.
[7] Kue-Hwan Sihn,et al. Analysis and Parallelization of H.264 decoder on Cell Broadband Engine Architecture , 2007, 2007 IEEE International Symposium on Signal Processing and Information Technology.
[8] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, SPIE Optics + Photonics.
[9] Roberto Guerrieri,et al. A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing , 2010, IEEE Journal of Solid-State Circuits.
[10] Bingfeng Mei,et al. Mapping an H.264/AVC decoder onto the ADRES reconfigurable architecture , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[11] Liang-Gee Chen,et al. Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos , 2005, 2005 IEEE International Symposium on Circuits and Systems.