Reduction method of number of electromagnetic simulation times for estimating output voltage at hard open TSV in 3D IC

An estimation method of quiescent output voltage of a defective TSV is proposed at which a hard open defect occurs in a 3D IC. The method enables us to reduce the number of times of 3D electromagnetic simulation.

[1]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[2]  Ding-Ming Kwai,et al.  On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding , 2010, 2010 28th VLSI Test Symposium (VTS).

[3]  Ding-Ming Kwai,et al.  A built-in self-test scheme for the post-bond test of TSVs in 3D ICs , 2011, 29th VLSI Test Symposium.

[4]  Jing Xie.  Three dimensional integrated circuit design and test , 2015 .

[5]  Ding-Ming Kwai,et al.  A Test Integration Methodology for 3D Integrated Circuits , 2010, 2010 19th IEEE Asian Test Symposium.

[6]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[7]  Erik Jan Marinissen,et al.  Testing TSV-based three-dimensional stacked ICs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[8]  Erik Jan Marinissen,et al.  Optimization methods for post-bond die-internal/external testing in 3D stacked ICs , 2010, 2010 IEEE International Test Conference.

[9]  Peter Schneider,et al.  Developing digital test sequences for through-silicon vias within 3D structures , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[10]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.