论文信息 - A 50-mW 14-bit 2.5-MS/s /spl Sigma/-/spl Delta/ modulator in a 0.25 /spl mu/m digital CMOS technology

A 50-mW 14-bit 2.5-MS/s /spl Sigma/-/spl Delta/ modulator in a 0.25 /spl mu/m digital CMOS technology

A 5/sup th/-order single-loop /spl Sigma/-/spl Delta/ modulator has been implemented in a 0.25 /spl mu/m digital CMOS process, where the supply voltage is only 2.5 V and the capacitor option is not available. A tri-level quantizer is used to improve loop stability. The sampling frequency of the modulator is 80 MHz and the oversampling ratio is 32. Measured over a 1 MHz signal bandwidth, dynamic range is 86 dB, peak SNR is 80 dB and peak SNDR is 78 dB. The modulator consumes only 50 mW.

Qiuting Huang | F. Piazza | P. Balmelli

[1] Todd L. Brooks,et al. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[2] A. R. Feldman,et al. A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications , 1998 .

[3] Bruce A. Wooley,et al. A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[4] Bernhard E. Boser,et al. A 13 bit, 1.4 MS/s, 3.3 V sigma-delta modulator for RF baseband channel applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[5] W. Sansen,et al. A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[6] L. Goldberg. ADSL technologies : Moving toward the lite : And beyond , 1998 .

[7] David H. Robertson,et al. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997, IEEE J. Solid State Circuits.

[8] W. Sansen,et al. A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .