A CMOS scheme for 0.5 V supply voltage with pico-ampere standby current

Recently, low-power requirements are getting stronger in VLSI designs. Since the power consumption of CMOS VLSIs quadratically depends on the supply voltage, low-voltage circuits have been exploited. If a VLSI is operated in 0.5 V-0.8 V V/sub DD/ range for low-power consumption, the threshold voltage of MOSFETs, V/sub TH/, should be well below 0.5 V to turn the MOSFETs on. V/sub TH/ between 0.1 V and 0.2 V causes 10 nA-order subthreshold leakage current per logic gate in a standby mode, which leads to 10 mA standby current for 1M-gate VLSIs. This hinders application of the VLSIs in mobile equipment powered by a small battery. The super cut-off CMOS (SCCMOS) circuit overcomes this problem. With the SCCMOS, operation is possible below 0.5 V-0.8 V V/sub DD/ with 0.1 V-0.2 V V/sub TH/ and, at the same time, pA-order standby current per logic gate can be achieved.

[1]  T. Kuroda.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme , 1996 .

[2]  M. Terauchi,et al.  A 0.5 V 200 MHz 1-stage 32 b ALU using a body bias controlled SOI pass-gate logic , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[4]  T. Nishida,et al.  Pass transistor based gate array architecture , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[5]  H. Hara,et al.  50% active-power saving without speed degradation using standby power reduction (SPR) circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.