A low-power, robust multi-modulus frequency divider for automotive radio applications
暂无分享,去创建一个
[1] Chun-Lung Hsu,et al. Glitch-free single-phase D-FFs for dual-modulus prescaler , 2003, ASICON 2003.
[2] Ram Singh Rana,et al. A 2.4GHz dual-modulus divide-by-127/128 prescaler in 0.35 /spl mu/m CMOS technology , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.
[3] Luca Selmi,et al. A Design Methodology for MOS Current-Mode Logic Frequency Dividers , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Edgar Sanchez-Sinencio,et al. CMOS Pll Synthesizers: Analysis and Design , 2004 .
[5] K. Halonen,et al. A 1.76-GHz 22.6-mW ΔΣ fractional-n frequency synthesizer , 2003, IEEE J. Solid State Circuits.
[6] Jan Craninckx,et al. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .
[7] Walid S. Saba,et al. ANALYSIS AND DESIGN , 2000 .
[8] R.S. Rana. Dual-modulus 127/128 FOM enhanced prescaler design in 0.35-/spl mu/m CMOS technology , 2005, IEEE Journal of Solid-State Circuits.
[9] Zhipeng Ye,et al. Reduced Complexity MASH Delta–Sigma Modulator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[10] S.H.K. Embabi,et al. A 1.5 GHz, sub-2 mW CMOS dual-modulus prescaler , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[11] Michiel Steyaert,et al. A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μM CMOS , 1996, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.