Variable-Body-Factor SOI MOSFET With Ultrathin Buried Oxide for Adaptive Threshold Voltage and Leakage Control

This paper describes a new device concept [a variable-body-factor fully depleted silicon-on-insulator (SOI) MOSFET], where the body factor is modulated by the substrate bias. The buried oxide in the SOI substrate is extremely thin. The operation principle, simulation result, measurement data of dc characteristics, and measurement data of ring oscillators are described, and the low-power/high-speed characteristics of this new device concept is discussed. It is also shown that the device concept is applicable to multiple-gate structures such as a FinFET.

[1]  Sorin Cristoloveanu,et al.  Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs: optimization of the device architecture , 2002 .

[2]  T. Hiramoto,et al.  Experimental Demonstrations of Superior Characteristics of Variable Body-Factor (γ) Fully-Depleted SOI MOSFETs with Extremely Thin BOX of 10 nm , 2006, 2006 International Electron Devices Meeting.

[3]  Tsai-Sheng Gau,et al.  Novel 20nm hybrid SOI/bulk CMOS technology with 0.183/spl mu/m/sup 2/ 6T-SRAM cell by immersion lithography , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[4]  Makoto Takamiya,et al.  Optimum Conditions of Body Effect Factor and Substrate Bias in Variable Threshold Voltage MOSFETs , 1999 .

[5]  Toshiro Hiramoto,et al.  Enhancement of adjustable threshold voltage range by substrate bias due to quantum confinement in ultrathin body SOI pMOSFETs , 2003 .

[6]  藤田 哲也,et al.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme , 1996 .

[7]  Makoto Takamiya,et al.  Low Power and Low Voltage MOSFETs with Variable Threshold Voltage Controlled by Back-Bias , 2000 .

[8]  S. Maegawa,et al.  Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[9]  T. Hiramoto,et al.  Impact of Parameter Variations and Random Dopant Fluctuations on Short-Channel Fully Depleted SOI MOSFETs With Extremely Thin BOX , 2007, IEEE Electron Device Letters.

[10]  A. Toffoli,et al.  Ultra-Thin Fully Depleted SOI Devices with Thin BOX, Ground Plane and Strained Liner Booster , 2006, 2006 IEEE international SOI Conferencee Proceedings.

[11]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Toshiro Hiramoto,et al.  Future Electron Devices and SOI Technology ?Semi-Planar SOI MOSFETs with Sufficient Body Effect? , 2003 .

[13]  T. Hiramoto,et al.  Body factor conscious modeling of single gate fully depleted SOI MOSFETs for low power applications , 2005 .

[14]  S. Takagi,et al.  Device design for subthreshold slope and threshold voltage control in sub-100-nm fully depleted SOI MOSFETs , 2004, IEEE Transactions on Electron Devices.

[15]  C.R. Cleavelin,et al.  Body effect in tri- and pi-gate SOI MOSFETs , 2004, IEEE Electron Device Letters.

[16]  Toshiro Hiramoto,et al.  Variable Body Effect Factor Fully Depleted Silicon-On-Insulator Metal Oxide Semiconductor Field Effect Transistor for Ultra Low-Power Variable-Threshold-Voltage Complementary Metal Oxide Semiconductor Applications , 2004 .

[17]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[18]  Kaushik Roy,et al.  Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[19]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[20]  Mitsumasa Koyanagi,et al.  Novel Silicon On Insulator Metal Oxide Semiconductor Field Effect Transistors with Buried Back Gate , 2004 .

[21]  T. Hiramoto,et al.  Threshold-Voltage Control of AC Performance Degradation-Free FD SOI MOSFET With Extremely Thin BOX Using Variable Body-Factor Scheme , 2007, IEEE Transactions on Electron Devices.

[22]  K. Ohuchi,et al.  Impact of BOX scaling on 30 nm gate length FD SOI MOSFET , 2005, 2005 IEEE International SOI Conference Proceedings.

[23]  T. Hiramoto,et al.  Design Guideline of Multi-Gate MOSFETs With Substrate-Bias Control , 2006, IEEE Transactions on Electron Devices.

[24]  Dimitri A. Antoniadis,et al.  Back-gated CMOS on SOIAS for dynamic threshold voltage control , 1997 .

[25]  T. Fukai,et al.  Power-aware 65 nm node CMOS technology using variable V/sub DD/ and back-bias control with reliability consideration for back-bias mode , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[26]  Toshiro Hiramoto,et al.  Device Design of Nanoscale MOSFETs Considering the Suppression of Short Channel Effects and Characteristics Variations , 2007, IEICE Trans. Electron..

[27]  J. Kavalieros,et al.  High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.

[28]  R. Koh.  Buried Layer Engineering to Reduce the Drain-Induced Barrier Lowering of Sub-0.05 µm SOI-MOSFET , 1999 .

[29]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[30]  T. Kaga,et al.  Variable threshold-voltage SOI CMOSFETs with implanted back-gate electrodes for power-managed low-power and high-speed sub-1-V ULSIs , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.