Micro-architectural power estimation and optimization

Today power optimization is an important field of research due to the increasing need for less power consumption, dramatic decrease of circuit's MTBF on high temperature and cooling difficulties. It is investigated that only 30% improvement in battery performance will be obtained in five years [1]. This paper is an overview on Power estimation and optimization researches and the overall flow of presenting the information is based on the reference [17]. We review the architectural template and the methods to provide model for power consumption of different types of components. Some common optimization techniques including clock-gating, exploiting the common case of the design and managing voltage are being reviewed.

[1]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005 .

[2]  Enrico Macii,et al.  Micro-Architectural Power Estimation and Optimization , 2006 .

[3]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[4]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  James B. Burr,et al.  Effects of elevated temperature on tunable near-zero threshold CMOS , 2001, ISLPED '01.

[6]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.

[7]  Luca Benini,et al.  Layout-driven memory synthesis for embedded systems-on-chip , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Luca Benini,et al.  A scalable algorithm for RTL insertion of gated clocks based on ODCs computation , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  John M. Cohn,et al.  Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.

[10]  Srinivas Devadas,et al.  Sequential Logic Optimization for Low Power Using , 1998 .

[11]  G. Tyler,et al.  Effects of elevated temperature on tunable near-zero threshold CMOS , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[12]  Luca Benini,et al.  Memory design techniques for low energy embedded systems , 2002 .

[13]  Norbert Wehn,et al.  Automating RT-level operand isolation to minimize power consumption in datapaths , 2000, DATE '00.

[14]  Luca Benini,et al.  Synthesis of power-managed sequential components based oncomputational kernel extraction , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Luca Benini,et al.  Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers , 1999, TODE.

[16]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[17]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.