Testing Computation-in-Memory Architectures Based on Emerging Memories

Today's computing architectures and device technologies are incapable of meeting the increasingly stringent demands on energy and performance posed by evolving applications. Therefore, alternative novel post-CMOS computing architectures are being explored. One of these is a Computation-in-Memory (CIM) architecture based on memristive devices; it integrates the processing units and the storage in the same physical location (i.e., the memory based on memristive devices). Due to their advanced manufacturing processes, use of new materials, and dual functionality, testing such chips requires specific schemes and therefore special attention. This paper describes the need for testing CIM architectures, proposes a systematic test approach, and shows the strong dependency of the test solutions on the nature of the architecture. All of these will be demonstrated using a design that is designed for computation-in-memory bit-wise logical operations.

[1]  Anupam Chattopadhyay,et al.  ReVAMP: ReRAM based VLIW architecture for in-memory computing , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[2]  Yiran Chen,et al.  Common-source-line array , 2013, ACM Trans. Design Autom. Electr. Syst..

[3]  Xinnan Lin,et al.  Modeling and test for parasitic resistance and capacitance defects in PCM , 2013, 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings.

[4]  Cheng-Wen Wu,et al.  MRAM defect analysis and fault modeling , 2004, 2004 International Conferce on Test.

[5]  Erik Jan Marinissen,et al.  Electrical Modeling of STT-MRAM Defects , 2018, 2018 IEEE International Test Conference (ITC).

[6]  Bing Chen,et al.  Efficient in-memory computing architecture based on crossbar arrays , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[7]  Ying Wang,et al.  Test and Reliability of Emerging Non-volatile Memories , 2017, 2017 IEEE 26th Asian Test Symposium (ATS).

[8]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[9]  Kamran Zarrineh,et al.  Defect analysis and realistic fault model extensions for static random access memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[10]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[11]  Heiner Giefers,et al.  Mixed-precision in-memory computing , 2017, Nature Electronics.

[12]  Erik Jan Marinissen,et al.  Pinhole Defect Characterization and Fault Modeling for STT-MRAM Testing , 2019, 2019 IEEE European Test Symposium (ETS).

[13]  Jintao Yu,et al.  Memristive devices for computing: Beyond CMOS and beyond von Neumann , 2017, 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[14]  Frederick T. Chen,et al.  RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme , 2015, IEEE Transactions on Computers.

[15]  Jintao Yu,et al.  Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[16]  Stephan Wong,et al.  Memristive Device Based Circuits for Computation-in-Memory Architectures , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Said Hamdioui,et al.  Detecting faults in the peripheral circuits and an evaluation of SRAM tests , 2004, 2004 International Conferce on Test.

[18]  Said Hamdioui,et al.  On the Implementation of Computation-in-Memory Parallel Adder , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Thomas P. Parnell,et al.  Temporal correlation detection using computational phase-change memory , 2017, Nature Communications.

[20]  L. Chua.  Memristor-The missing circuit element , 1971 .

[21]  Said Hamdioui,et al.  Testing Resistive Memories: Where are We and What is Missing? , 2018, 2018 IEEE International Test Conference (ITC).

[22]  Tao Zhang,et al.  PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).

[23]  Sachhidh Kannan,et al.  Sneak-Path Testing of Crossbar-Based Nonvolatile Random Access Memories , 2013, IEEE Transactions on Nanotechnology.

[24]  Frederick T. Chen,et al.  Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance , 2010, 2010 International Electron Devices Meeting.

[25]  Said Hamdioui,et al.  DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs , 2019, 2019 IEEE European Test Symposium (ETS).

[26]  Said Hamdioui,et al.  Efficient Tests for Realistic Faults in Dual-Port SRAMs , 2002, IEEE Trans. Computers.

[27]  U. Böttger,et al.  Beyond von Neumann—logic operations in passive crossbar arrays alongside memory operations , 2012, Nanotechnology.

[28]  Harry H. Chen,et al.  Beyond structural test, the rising need for system-level test , 2018, 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[29]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.

[30]  M. D. Giles,et al.  Process Technology Variation , 2011, IEEE Transactions on Electron Devices.

[31]  Arnaud Virazel,et al.  A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Marc Porti,et al.  Grain boundaries as preferential sites for resistive switching in the HfO2 resistive random access memory structures , 2012 .

[33]  S. Hamdioui,et al.  Address decoder faults and their tests for two-port memories , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).

[34]  Scott A. Mahlke,et al.  In-Memory Data Parallel Processor , 2018, ASPLOS.

[35]  Henk Corporaal,et al.  Memristor based computation-in-memory architecture for data-intensive applications , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[36]  Erik Jan Marinissen,et al.  Device-Aware Test: A New Test Approach Towards DPPB Level , 2019, 2019 IEEE International Test Conference (ITC).

[37]  Luca Benini,et al.  Applications of Computation-In-Memory Architectures based on Memristive Devices , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[38]  Cong Xu,et al.  Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[39]  Shimeng Yu,et al.  Emerging Memory Technologies: Recent Trends and Prospects , 2016, IEEE Solid-State Circuits Magazine.

[40]  Yiran Chen,et al.  Recent Technology Advances of Emerging Memories , 2017, IEEE Design & Test.

[41]  Said Hamdioui,et al.  Testing Open Defects in Memristor-Based Memories , 2015, IEEE Transactions on Computers.

[42]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[43]  Jacques-Olivier Klein,et al.  Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[44]  Said Hamdioui,et al.  Opens and Delay Faults in CMOS RAM Address Decoders , 2006, IEEE Transactions on Computers.

[45]  Jin-Fu Li,et al.  Fault modeling and testing of 1T1R memristor memories , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[46]  Giovanni De Micheli,et al.  The Programmable Logic-in-Memory (PLiM) computer , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[47]  Yang Xiao,et al.  Low power memristor-based ReRAM design with Error Correcting Code , 2012, 17th Asia and South Pacific Design Automation Conference.

[48]  Gert Cauwenberghs,et al.  Memristor for computing: Myth or reality? , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[49]  Paolo Prinetto,et al.  Challenges and Solutions in Emerging Memory Testing , 2019, IEEE Transactions on Emerging Topics in Computing.