A comparison of adiabatic logic as a countermeasures against power analysis attacks

This paper investigates the possibility of using adiabatic logic as a countermeasure against power analysis attacks. As the examples of adiabatic logic styles, we evaluate single- and dual-rail gates that are driven a single sinusoidal power clock. From simulation results, we conclude that adiabatic logic countermeasures, such as the single-rail logics, seem to be promising candidates, because they increase the resistance against power analysis attacks while at the same time lowering the power consumption of the pervasive device.

[1]  John Stewart Denker,et al.  Adiabatic dynamic logic , 1995 .

[2]  Michio Yokoyama,et al.  Two-phase Clocked CMOS Adiabatic Logic , 2009 .

[3]  Dong Kyue Kim,et al.  Symmetric Adiabatic Logic Circuits against Differential Power Analysis , 2010 .

[4]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[5]  Amir Moradi,et al.  Secure Adiabatic Logic: a Low-Energy DPA-Resistant Logic Style , 2008, IACR Cryptol. ePrint Arch..

[6]  Amir Moradi,et al.  Investigating the DPA-Resistance Property of Charge Recovery Logics , 2008, IACR Cryptol. ePrint Arch..

[7]  Zhimin Chen,et al.  Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage , 2006, CHES.

[8]  Daisuke Suzuki,et al.  Leakage Analysis of DPA Countermeasures at the Logic Level , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[9]  Christophe Giraud,et al.  An Implementation of DES and AES, Secure against Some Attacks , 2001, CHES.

[10]  Toshikazu Sekine,et al.  LETTER Special Section on VLSI Technology toward Frontiers of New Market VLSI Implementation of a 4 × 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic , 2007 .

[11]  K. T. Lau,et al.  Adiabatic pseudo-domino logic , 1995 .

[12]  Thomas F. Knight,et al.  Asymptotically Zero Energy Split-Level Charge Recovery Logic , 1994 .

[13]  Ingrid Verbauwhede,et al.  Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology , 2003, CHES.

[14]  Vojin G. Oklobdzija,et al.  Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Mitsuru Mizunuma,et al.  Adiabatic dynamic CMOS logic circuit , 2000 .

[16]  Massimo Alioto,et al.  Power estimation in adiabatic circuits: a simple and accurate model , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[17]  I. Verbauwhede,et al.  A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[18]  A. Kramer,et al.  Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[19]  Oliver Chiu-sing Choy,et al.  Adiabatic Smart Card , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[20]  Jean-Sébastien Coron,et al.  Resistance against Differential Power Analysis for Elliptic Curve Cryptosystems , 1999, CHES.

[21]  Lars Svensson,et al.  Adiabatic Charging Without Inductors , 1994 .

[22]  Kaushik Roy,et al.  QSERL: quasi-static energy recovery logic , 2001 .

[23]  Suhwan Kim,et al.  True single-phase energy-recovering logic for low-power, high-speed VLSI , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[24]  Shunji Nakata.  Adiabatic charging reversible logic using a switched capacitor regenerator : New system paradigms for integrated electronics , 2004 .