Analysis and design of 1 GHz PLL for fast phase and frequency acquisition

Phase locked loop (PLL) being a mixed signal circuit involves design challenges at high frequencies. In this work a mixed signal PLL for faster phase and frequency locking is designed. The PLL is designed and synthesized using GPDK090 library of CMOS 90 nm process in CADENCE Virtuoso Analog Design Environment for an operating frequency of 1 GHz. Its locking time is 280.6 ns and observed to consume a power of 11.9 mW with a 1.8 V supply voltage. The complete layout of the PLL is drawn in CADENCE Virtuoso XL and its behaviour and performance is observed in Spectre.

[1]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[2]  Amit Mehrotra,et al.  Noise analysis of phase-locked loops , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[3]  C.-K.K. Yang,et al.  Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops , 2002, IEEE J. Solid State Circuits.

[4]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[5]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[6]  Mahmoud Fawzy Wagdy,et al.  Design of a 1GHz Digital PLL Using 0.18\mu m CMOS Technology , 2006, Third International Conference on Information Technology: New Generations (ITNG'06).

[7]  Alper Demir,et al.  Computing Timing Jitter From Phase Noise Spectra for Oscillators and Phase-Locked Loops With White and$1/f$Noise , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  R. Jacob Baker,et al.  CMOS: Circuit Design, Layout, and Simulation (IEEE Press Series on Microelectronic Systems) , 2010 .

[9]  Dong Yun,et al.  Phase-Locked Loop Circuit Design , 2011 .