System-level modeling and verification: a comprehensive design methodology

Working at system level is attracting increasing interest, as it supports the exploration of several alternatives, before the hardware/software partitioning takes place. New issues must be taken into account, such as validation and verification at all steps. This paper presents a system-level design methodology that supports description, validation, and verification at system-level.<<ETX>>

[1]  Geoffrey Brown,et al.  Hardware Specification, Verification and Synthesis: Mathematical Aspects , 1990, Lecture Notes in Computer Science.

[2]  Paolo Prinetto,et al.  Inter-process Communications for System-Level Design , 1996 .

[3]  David Harel,et al.  Biting the silver bullet: toward a brighter future for system development , 1992, Computer.

[4]  C. J. Koomen.  The Design of Communicating Systems: A System Engineering Approach , 1991 .

[5]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[6]  George J. Milne,et al.  Design for Verifiability , 1989, Hardware Specification, Verification and Synthesis.

[7]  Paolo Prinetto,et al.  A Methodology for System-Level Design for Verifiability , 1993, CHARME.

[8]  Rocco De Nicola,et al.  Testing Equivalences for Processes , 1984, Theor. Comput. Sci..

[9]  W. J. Kubitz,et al.  Biting the silver bullet: toward a brighter future for system development , 1992 .

[10]  Rocco De Nicola,et al.  An Action Based Framework for Verifying Logical and Behavioural Properties of Concurrent Systems , 1991, CAV.

[11]  Robin Milner,et al.  Communication and concurrency , 1989, PHI Series in computer science.

[12]  Edmund M. Clarke,et al.  Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.

[13]  Thomas W. Williams,et al.  Design for Testability - A Survey , 1982, IEEE Trans. Computers.

[14]  Robin Milner,et al.  A Calculus of Communicating Systems , 1980, Lecture Notes in Computer Science.

[15]  Paolo Prinetto,et al.  Exploiting Symbolic Traversal Techniques for Efficient Process Algebra Manipulation , 1993, CHDL.

[16]  Paolo Prinetto,et al.  VOVHDL: A verification-oriented dialect of VHDL , 1993 .

[17]  Paolo Prinetto,et al.  An efficient tool for system-level verification of behaviors and temporal properties , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[18]  Rocco De Nicola,et al.  Testing Equivalence for Processes , 1983, ICALP.

[19]  C. J. Koomen.  The Design of Communicating Systems , 1991 .