A Hierarchical Approach to Self-Timed Circuit Verification

Self-timed circuits can be modeled in a link-joint style using a formally defined hardware description language. It has previously been shown how functional properties of these models can be formally verified with the ACL2 theorem prover using a scalable, hierarchical method. Here we extend that method to parameterized circuit families that may have loops and non-deterministic outputs. We illustrate this extension with iterative self-timed circuits that calculate the greatest common divisor of two natural numbers, with circuits that perform arbitrated merges non-deterministically, and with circuits that combine both of these.

[1]  Kenneth S. Stevens,et al.  Symbolic verification of timed asynchronous hardware protocols , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[2]  Edmund M. Clarke,et al.  Automatic Verification of Asynchronous Circuits , 1983, Logic of Programs.

[3]  Julien Schmaltz,et al.  Verification of Building Blocks for Asynchronous Circuits , 2013, ACL2.

[4]  Marly Roncken,et al.  Naturalized Communication and Testing , 2015, 2015 21st IEEE International Symposium on Asynchronous Circuits and Systems.

[5]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[6]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[7]  Yan Peng,et al.  Finding Glitches Using Formal Methods , 2016, 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[8]  Jr. Warren A. Hunt.  The DE language , 2000 .

[9]  Marly Roncken,et al.  Data-Loop-Free Self-Timed Circuit Verification , 2018, 2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[10]  David L. Dill,et al.  Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.

[11]  Marly Roncken,et al.  A Framework for Asynchronous Circuit Modeling and Verification in ACL2 , 2017, Haifa Verification Conference.

[12]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[13]  W. Hunt,et al.  The DUAL-EVAL Hardware Description Language and Its Use in the Formal Specification and Verification of the FM9001 Microprocessor , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[14]  Hong Chen,et al.  How to think about self-timed systems , 2017, 2017 51st Asilomar Conference on Signals, Systems, and Computers.

[15]  Peter A. Beerel,et al.  Timing Verification of GasP Asynchronous Circuits: Predicted Delay Variations Observed by Experiment , 2010, Concurrency, Compositionality, and Correctness.

[16]  Ad M. G. Peeters,et al.  Click Elements: An Implementation Style for Data-Driven Compilation , 2010, 2010 IEEE Symposium on Asynchronous Circuits and Systems.

[17]  Panagiotis Manolios,et al.  Computer-Aided Reasoning: An Approach , 2011 .

[18]  Steven M. Nowick,et al.  MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Jianmin Hou,et al.  Verification of Asynchronous Circuits using Timed Automata , 2002, Theory and Practice of Timed Systems @ ETAPS.

[20]  Marly Roncken,et al.  Modular Timing Constraints for Delay-Insensitive Systems , 2016, Journal of Computer Science and Technology.

[21]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[22]  Peter A. Beerel,et al.  Relative timing based verification of timed circuits and systems , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.