Memory test time reduction by interconnecting test items
暂无分享,去创建一个
[1] Wen Lea Pearn,et al. Algorithms for the rural postman problem , 1995, Comput. Oper. Res..
[2] J. Picard,et al. An optimal algorithm for the mixed Chinese postman problem , 1996 .
[3] Alexander Schrijver,et al. Theory of linear and integer programming , 1986, Wiley-Interscience series in discrete mathematics and optimization.
[4] Manoj Sachdev. Reducing the CMOS RAM test complexity withIDDQ and voltage testing , 1995, J. Electron. Test..
[5] Jeroen P. van den Berg. Multiple Order Pick Sequencing in a Carousel System: A Solvable Case of the Rural Postman Problem , 1996 .
[6] Jack Edmonds,et al. Matching, Euler tours and the Chinese postman , 1973, Math. Program..
[7] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .
[8] Frans P. M. Beenker,et al. A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[10] Bruce F. Cockburn. Tutorial on semiconductor memory testing , 1994, J. Electron. Test..
[11] Moshe Dror,et al. A Generalized Traveling Salesman Problem Approach to the Directed Clustered Rural Postman Problem , 1997, Transp. Sci..
[12] Alfred V. Aho,et al. An optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman tours , 1991, IEEE Trans. Commun..
[13] Ángel Corberán,et al. An algorithm for the Rural Postman problem on a directed graph , 1986 .
[14] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[15] Chuan Yi Tang,et al. Methods for memory test time reduction , 1996, IEEE International Workshop on Memory Technology, Design and Testing,.