On-line sensing for healthier FPGA systems

Electronic systems increasingly suffer from component variation, thermal hotspots, uneven wearout, and other subtle physical phenomena. Systems based on FPGAs have unique opportunities for adapting to such effects. Required, however, is a low-cost, fine-grained method for sensing physical parameters. This paper presents an approach to on-line sensing that includes a compact multi-use sensor implemented in reconfigurable logic, methods for instrumenting an application, and enhanced measurement procedures. The sensor utilizes a highly-efficient counter and improved ring oscillator, and requires just 8 LUTs. We describe how to measure variations in delay, static power, dynamic power, and temperature. We demonstrate the proposed approach with an experimental system based on a Virtex-5. The system is instrumented with over 100 sensors with a total overhead of only 1.3%. Results from thermally-controlled experiments provide some surprising insights and illustrate the power of the approach. On-line sensing can help open the door to physically-adaptive computing, including fine-grained power, reliability, and health management schemes for FPGA-based systems.

[1]  Narayanan Vijaykrishnan,et al.  Thermal-aware reliability analysis for Platform FPGAs , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[2]  E. Boemo,et al.  A Method for Temperature Measurement on Reconfigurable Systems , 2006 .

[3]  Seda Ogrenci Memik,et al.  Optimizing Thermal Sensor Allocation for Microprocessors , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  G.M. Quenot,et al.  A temperature and voltage measurement cell for VLSI circuits , 1991, Euro ASIC '91.

[5]  Chen-Yong Cher,et al.  Variation-aware thermal characterization and management of multi-core architectures , 2008, 2008 IEEE International Conference on Computer Design.

[6]  John W. Lockwood,et al.  Adaptive Thermoregulation for Applications on Reconfigurable Devices , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[7]  Eduardo I. Boemo,et al.  Thermal monitoring on FPGAs using ring-oscillators , 1997, FPL.

[8]  David Blaauw,et al.  ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon , 2006, IEEE Design & Test of Computers.

[9]  Peter Alfke,et al.  Linear Feedback Shift Registers in Virtex Devices , 2001 .

[10]  Kris Gaj,et al.  An embedded true random number generator for FPGAs , 2004, FPGA '04.

[11]  Hod Lipson,et al.  Resilient Machines Through Continuous Self-Modeling , 2006, Science.

[12]  Eduardo I. Boemo,et al.  Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report , 2004, FPGA '04.

[13]  Manish Parashar,et al.  Enabling autonomic power-aware management of instrumented data centers , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[14]  Poki Chen,et al.  A Fully Digital Time-Domain Smart Temperature Sensor Realized With 140 FPGA Logic Elements , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Jinjun Xiong,et al.  FPGA Performance Optimization Via Chipwise Placement Considering Process Variations , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[16]  Narayanan Vijaykrishnan,et al.  Variation aware placement for FPGAs , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[17]  Peter Y. K. Cheung,et al.  Within-die delay variability in 90nm FPGAs and beyond , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[18]  N. Vijaykrishnan,et al.  Thermal Characterization and Optimization in Platform FPGAs , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[19]  I.A. Troxel,et al.  Achieving Multipurpose Space Imaging with the ARTEMIS Reconfigurable Payload Processor , 2008, 2008 IEEE Aerospace Conference.

[20]  Dinesh C. Verma,et al.  A sensor placement algorithm for redundant covering based on Riesz energy minimization , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[21]  Frank Vahid,et al.  Warp Processing: Dynamic Translation of Binaries to FPGA Circuits , 2008, Computer.

[22]  André DeHon,et al.  VMATCH: Using logical variation to counteract physical variation in bottom-up, nanoscale systems , 2009, 2009 International Conference on Field-Programmable Technology.

[23]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[24]  John P. Hayes,et al.  On-line characterization and reconfiguration for single event upset variations , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[25]  Douglas W. Clark,et al.  Maximal and Near-Maximal Shift Register Seqyences: Efficient Event Counters and Easy Discrete Logarithms , 1994, IEEE Trans. Computers.

[26]  Yan Lin,et al.  FPGA device and architecture evaluation considering process variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..