Fault collapsing for flash memory disturb faults

Disturb failures are considered the most predominant failure mode in flash memories. Disturb faults are highly dependant on the core memory cell structure, manufacturing technology, and array organization and operation. In this paper, we develop appropriate fault primitives for all possible disturb faults in flash memories. Further, we analyze the origins of such disturbs and propose a method that uses cell structure and array organization information to identify the relevant disturbs to create reduced list of faults. As an example, the method was used to create a minimized faults list for NOR and NAND flash memory arrays. Moreover, we show how the reduced fault list developed can be used to devise more efficient test algorithms.

[1]  Piero Olivo,et al.  Flash memory cells-an overview , 1997, Proc. IEEE.

[2]  C. Werner,et al.  Hot-electron and hole-emission effects in short n-channel MOSFET's , 1985, IEEE Transactions on Electron Devices.

[3]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[4]  M. Lanzoni,et al.  Nonvolatile multilevel memories for digital applications , 1998, Proc. IEEE.

[5]  William D. Brown,et al.  Nonvolatile Semiconductor Memory Technology , 1997 .

[6]  Jen-Chieh Yeh,et al.  RAMSES-FT: a fault simulator for flash memory testing and diagnostics , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[7]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Kewal K. Saluja,et al.  Testing flash memories , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[9]  A. Brand,et al.  Novel read disturb failure mechanism induced by FLASH cycling , 1993, 31st Annual Proceedings Reliability Physics 1993.

[10]  N. Mielke,et al.  Reliability performance of ETOX based flash memories , 1988, 26th Annual Proceedings Reliability Physics Symposium 1988.

[11]  Kewal K. Saluja,et al.  Fault Models and Test Procedures for Flash Memory Disturbances , 2001, J. Electron. Test..

[12]  Seiichi Aritome,et al.  Stress-induced leakage current of tunnel oxide derived from flash memory read-disturb characteristics , 1998 .

[13]  Roberto Ravasio,et al.  An overview of logic architectures inside flash memory devices , 2003 .

[14]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[15]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[16]  Jen-Chieh Yeh,et al.  Diagonal test and diagnostic schemes for flash memories , 2002, Proceedings. International Test Conference.

[17]  Kewal K. Saluja,et al.  Flash memory disturbances: modeling and test , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[18]  Jen-Chieh Yeh,et al.  Flash memory built-in self-test using March-like algorithms , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.