A VLSI friendly algorithm for support vector machines

We propose a VLSI friendly algorithm for the implementation of the learning phase of support vector machines (SVM). Differently from previous methods, that rely on sophisticated constrained nonlinear programming algorithms, our approach finds a simple updating rule that can be easily implemented in digital VLSI.