A silicon prototyping methodology is presented for Multi-Project System-on-a-Chip (MP-SoC) implementation. A multi-projects platform was created for integrating heterogeneous SoC projects into a single chip. The total silicon prototyping cost of these projects can be greatly reduced by sharing a common platform. To demonstrate the effectiveness of the proposed methodology, a MP-SoC chip was implemented with eleven SoC projects sharing the common platform. The total silicon area is about 37.97mm2 in the TSMC 0.13um CMOS generic logic process technology. Compared with the total chip area 129.39mm2 by implementing these projects separately, the results show that there are 91.42mm2 silicon areas reduced by the MP-SoC platform. In order to verify MP-SoC through silicon prototyping, a system modeling and hardware/ software co-design virtual platform were implemented. A configurable SoC prototyping system, namely CONCORD, is also created as a verification platform for emulating the hardware of MP-SoC before chip being taped out. The CONCORD system provides higher connection flexibility, modularization, and architecture consistence than conventional FPGA systems.
[1]
Grant Martin,et al.
Surviving the SOC Revolution: A Guide to Platform-Based Design
,
1999
.
[2]
Chien-Ming Wu,et al.
Multi-Project System-on-Chip (MP-SoC): A Novel Test Vehicle for SoC Silicon Prototyping
,
2006,
2006 IEEE International SOC Conference.
[3]
Chin-Long Wey,et al.
PrSoC: Programmable System-on-chip (SoC) for silicon prototyping
,
2008,
2008 IEEE International Symposium on Circuits and Systems.
[4]
Gabriela Nicolescu,et al.
Multiprocessor SoC platforms: a component-based design approach
,
2002,
IEEE Design & Test of Computers.