Optimization of the Oxide-Isolated Transistor Structure for ECL Masterslice LSI's

This paper discusses optimization of the oxide-isolated transistor structure for high speed ECL LSI's. It is shown that, contrary to general expectation, higher performance can be achieved by using a ``non-walled'' rather than a ``walled'' emitter structure.