CMOS/bipolar circuits for 60-MHz digital processing

High-performance bipolar/CMOS (Hi-BiCMOS) technology, in which a bipolar transistor of 4-GHz cutoff frequency is combined with standard CMOS devices on the same chip, has been applied to a processor. The design strategy was to provide high integration density using the CMOS circuit and accelerate the critical paths using the Hi-BiCMOS circuits. Hi-BiCMOS circuits with low-voltage swing have been developed and applied to a 32-bit arithmetic logic unit and a 128-kb ROM with bipolar drivers to drive a heavy load capacitance. A 17-ns 32-bit carry propagation delay time and a 17-ns ROM access cycle time have been achieved using 2-/spl mu/m Hi-BiCMOS technology. A minicomputer CPU with a 60-MHz machine cycle can be implemented with these circuits.

[1]  T. Ikeda,et al.  Performance and structures of scaled-down bipolar devices merged with CMOSFETs , 1984, 1984 International Electron Devices Meeting.

[2]  A.R. Alvarez,et al.  2 Micron merged bipolar-CMOS technology , 1984, 1984 International Electron Devices Meeting.

[3]  J. Readdie,et al.  A bipolar-CMOS field programmable array , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  H. Momose,et al.  A 28ns CMOS SRAM with bipolar sense amplifiers , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  W.N. Johnson,et al.  A VLSI VAX chip set , 1984, IEEE Journal of Solid-State Circuits.

[6]  Masanori Odaka,et al.  A 13ns/500mW 64Kb ECL RAM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  D. Fier,et al.  A 36/72b CMOS micro-mainframe chip set , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  F. Walczyk,et al.  A merged CMOS/bipolar VLSI process , 1983, 1983 International Electron Devices Meeting.

[9]  S. C. Lee,et al.  Bi-CMOS Circuits for High Performance VLSI , 1984, 1984 Symposium on VLSI Technology. Digest of Technical Papers.