Optical interconnects: out of the box forever?

Based on a variety of optimization criteria, recent research has suggested that optical interconnects are a viable alternative to electrical interconnects for board-to-board, chip-to-chip, and on-chip applications. However, the design of modern high-performance computing systems must account for a variety of performance scaling factors that are not included in these analyses. We will give an overview of the performance scaling that has driven current computer design, with a focus on architectural design and the effects of these designs on interconnect implementation. We then discuss the potential of optics at each of these interconnect levels, in the context of extant electrical technology.

[1]  Ray T. Chen,et al.  Fully embedded board-level guided-wave optoelectronic interconnects , 2000, Proceedings of the IEEE.

[2]  D.A.B. Miller,et al.  Rationale and challenges for optical interconnects to electronic chips , 2000, Proceedings of the IEEE.

[3]  John Maynard Smith,et al.  On Being The Right Size And Other Essays , 1985 .

[4]  Manfred Schroeder,et al.  Fractals, Chaos, Power Laws: Minutes From an Infinite Paradise , 1992 .

[5]  T. N. Todorov,et al.  Quantum electronics: Nanotubes go ballistic , 2001, Nature.

[6]  Charles A. Harper.  High performance printed circuit boards , 2000 .

[7]  Albert Polman,et al.  Teaching silicon new tricks , 2002, Nature materials.

[8]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[9]  Paul W. Coteus,et al.  Characterization and performance evaluation of differential shielded cables for multi-Gb/s data-rates , 2002 .

[10]  Sudipta K. Ray,et al.  An advanced multichip module (MCM) for high-performance UNIX servers , 2002, IBM J. Res. Dev..

[11]  Robert W. Dutton,et al.  High-frequency characterization of on-chip digital interconnects , 2002, IEEE J. Solid State Circuits.

[12]  John M. Hessenbruch,et al.  Free-Space Interconnects for High-Performance Optoelectronic Switching , 1998, Computer.

[13]  K. Banerjee,et al.  Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[14]  Ashok K. Sharma,et al.  Semiconductor Memories , 1997 .

[15]  David A. B. Miller,et al.  Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture , 1997, J. Parallel Distributed Comput..

[16]  D. W. Thompson.  On Growth and Form: The Complete Revised Edition , 1992 .

[17]  Keunmyung Lee,et al.  A novel high speed multitap bus structure , 2001 .

[18]  M W Haney,et al.  Performance scaling comparison for free-space optical and electrical interconnection approaches. , 1998, Applied optics.

[19]  H. L. Stormer,et al.  Four-terminal resistance of a ballistic quantum wire , 2001, Nature.

[20]  S C Esener,et al.  Free-space parallel multichip interconnection system. , 2000, Applied optics.

[21]  Ashok V. Krishnamoorthy,et al.  Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap , 1996 .

[22]  Su-Huai Wei,et al.  Chemical design of direct-gap light-emitting silicon. , 2002, Physical review letters.

[23]  J. Thompson,et al.  MOVPE growth for the fabrication of OEICs , 1992 .

[24]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  F. Kiamilev,et al.  Optoelectronic multichip module integration for chip level optical interconnects , 2001, IEEE Photonics Technology Letters.

[26]  S C Esener,et al.  Speed and energy analysis of digital interconnections: comparison of on-chip, off-chip, and free-space technologies. , 1998, Applied optics.

[27]  D. Miller,et al.  Optical interconnects to silicon , 2000, IEEE Journal of Selected Topics in Quantum Electronics.