Rapid estimation for parameterized components in high-level synthesis
暂无分享,去创建一个
[1] David E. Wallace,et al. High-level delay estimation for technology-independent logic equations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Forrest Brewer. Constraint driven behavioral synthesis , 1988 .
[4] Fadi J. Kurdahi,et al. LAST: a layout area and shape function estimator for high level applications , 1991, Proceedings of the European Conference on Design Automation..
[5] Nikil Dutt. Generic component library characterization for high level synthesis , 1991, [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design.
[6] F.J. Kurdahi,et al. TELE: a timing evaluator using layout estimation for high level applications , 1992, [1992] Proceedings The European Conference on Design Automation.
[7] Wayne H. Wolf,et al. How to build a hardware description and measurement system on an object-oriented programming language , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Akhilesh Tyagi. An algebraic model for design space with applications to function module generation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..
[9] Fadi J. Kurdahi,et al. Techniques for area estimation of VLSI layouts , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Rajiv Jain,et al. Area-time model for synthesis of non-pipelined designs , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[11] Nikil D. Dutt,et al. Bridging high-level slqvihesis to RTL technology libraries , 1991, 28th ACM/IEEE Design Automation Conference.
[12] M. Morris Mano,et al. Computer Engineering: Hardware Design , 1988 .
[13] Daniel D. Gajski,et al. Synthesis from VHDL , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.
[14] Rajiv Jain. MOSP: module selection for pipelined designs with multi-cycle operations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[15] Nikil Dutt. GENUS : a generic component library for high level synthesis , 1988 .
[16] Viraphol Chaiyakul,et al. Layout-area models for high-level synthesis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[17] Viraphol Chaiyakul,et al. Timing models for high-level synthesis , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.
[18] D.D. Gajski,et al. An algorithm for component selection in performance optimized scheduling , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[19] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .