论文信息 - VLSI architecture for a new real-time 3D wavelet transform

VLSI architecture for a new real-time 3D wavelet transform

In this paper a real-time 3-D discrete wavelet transform algorithm is proposed. The inter-frame decomposition is achieved using the last two frames of the sequence. Reduced buffer and real-time applicability makes the algorithm usable for high-speed bi-directional interactive applications of multimedia and also HOTY. An efficient VLSI architecture which promises 100% hardware utilization low buffering and low hardware complexity is designed for the realization of the 3-D wavelet transform. DWT filters, designed by data-folding architecture and QMF lattice filters are arranged in pipeline to achieve the spatial decomposition with high through-put. A parallel array architecture is used for the decomposition in temporal direction which proves efficient to accomodate the huge amount of data.

Swapna Banerjee | B. Das

[1] T. C. Denk,et al. VLSI architectures for lattice structure based orthonormal discrete wavelet transforms , 1997 .

[2] F. Marino. Efficient high-speed/low-power pipelined architecture for the direct 2-D discrete wavelet transform , 2000 .

[3] T. Nishitani,et al. VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[4] Chaitali Chakrabarti,et al. Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[5] H. T. Kung,et al. The chip complexity of binary arithmetic , 1980, STOC '80.

[6] Liang-Gee Chen,et al. An efficient architecture for two-dimensional discrete wavelet transform , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[7] Mary Jane Irwin,et al. VLSI architectures for the discrete wavelet transform , 1995 .

[8] Robert Bregovic,et al. Multirate Systems and Filter Banks , 2002 .

[9] Swapna Banerjee,et al. A CORDIC based array architecture for complex discrete wavelet transform , 2001, GLSVLSI '01.