Charge-trapping device structure of SiO2∕SiN∕high-k dielectric Al2O3 for high-density flash memory
暂无分享,去创建一个
We present a device structure of SiO2∕SiN∕Al2O3 (SANOS). The use of a high-k dielectric material, specially Al2O3, in the blocking oxide concentrates the electric fields across the tunnel oxide and SiN, and releases it across the blocking oxide under program and erase mode. This effect leads to lower program and erase voltage as well as faster erase speed than the conventional SiO2∕SiN∕SiO2 (SONOS) device. Moreover, it is shown that the fast erase operation is performed even at a thicker tunnel oxide over 30A where the hole direct tunneling current through the tunnel oxide is reduced significantly and thus the SANOS device has the excellent bake retention.
[1] J. Bu,et al. Design considerations in scaled SONOS nonvolatile memory devices , 2001 .
[2] B. Eitan,et al. NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.
[3] Frank R. Libsch,et al. Charge transport and storage of low programming voltage SONOS/MONOS memory devices , 1990 .
[4] Y. Hayashi,et al. A low-voltage alterable EEPROM with metal—oxide-nitride—oxide—semiconductor (MONOS) structures , 1983, IEEE Transactions on Electron Devices.