COLK cell : A new embedded DRAM architecture for advanced CMOS nodes

This paper deals with a new and low cost embedded DRAM (eDRAM) architecture. COLK (Capacitor Over Low K) cell with capacitor placed in the first and thick SiO2 dielectric has been successfully integrated. 4Mb eDRAM testchip using this new architecture is functional in 45nm node and presents good yield. Moreover we succeed to demonstrate the capability to continue downscaling of eDRAM for nodes down to 32nm and 22nm.

[1]  K. McStay,et al.  Scaling deep trench based eDRAM on SOI to 32nm and Beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  Takaho Tanigawa,et al.  Device Technology for embedded DRAM utilizing stacked MIM(Metal-Insulator-Metal) Capacitor , 2006, IEEE Custom Integrated Circuits Conference 2006.

[3]  S. Barnola,et al.  Highly Reliable TiN/ZrO2/TiN 3D Stacked Capacitors for 45 nm Embedded DRAM Technologies , 2006, 2006 European Solid-State Device Research Conference.