Increase the behavioral fault model accuracy using high-level synthesis information

This paper describes an approach for enhancing the effectiveness of behavioral test generation by considering high-level and logic synthesis information to increase the correlation between the behavioral fault model and the stuck-at-fault model. In particular we mainly consider two types of information: the mapping between high-level operators and RTL modules and the type of gate level implementation adopted by the RTL modules.

[1]  Fabrizio Ferrandi,et al.  Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Christos A. Papachristou,et al.  Test synthesis in the behavioral domain , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[3]  Sumit Ghosh,et al.  On behavior fault modeling for digital designs , 1991, J. Electron. Test..

[4]  J. R. Armstrong,et al.  Hierarchical test generation for VHDL behavioral models , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[5]  John P. Hayes,et al.  Hierarchical test generation using precomputed testsd for modules , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[6]  John P. Hayes,et al.  Hierarchical test generation using precomputed tests for modules , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Daniel G. Saab,et al.  CHEETA: Composition of hierarchical sequential tests using ATKET , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  Norbert Giambiasi,et al.  Test pattern generation for behavioral descriptions in VHDL , 1991 .

[9]  John P. Hayes,et al.  High-level test generation using symbolic scheduling , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  Niraj K. Jha,et al.  Genesis: a behavioral synthesis system for hierarchical testability , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.